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Performance Evaluation of a 3-Level ANPC
Photovoltaic Grid-Connected Inverter with 650V SiC
Devices and Optimized PWM
Davide Barater, Member, IEEE, Carlo Concari, Member, IEEE, Giampaolo Buticchi, Emre Gurpinar, Student
Member, IEEE, Dipankar De, Member, IEEE, and Alberto Castellazzi
Abstract—Photovoltaic (PV) energy conversion has been on the
spotlight of scientific research on renewable energy for several
years. In recent years the bulk of the research on PV has focused
on transformerless grid-connected inverters, more efficient than
traditional line transformer-based ones, but more critical from
a power quality point of view, especially in terms of ground
leakage current. Neutral point clamped (NPC) inverters have
recently gained interest due to their intrinsically low ground
leakage current and high efficiency, especially for MOSFET-based
topologies. This paper presents an active NPC (ANPC) topology
equipped with 650 V SiC MOSFETs, with a new modulation
strategy that allows to reap the benefits of the wide-bandgap
devices. An efficiency improvement is obtained due to the parallel
operation of two devices during the freewheeling intervals.
Simulations and experimental results confirm the effectiveness
of the proposed converter.
I. INTRODUCTION
In recent years, an increment of production from renew-
able resources was registered in the energy mixes of several
countries. Among renewables, the photovoltaic (PV) represents
one of the most mature technologies. One of the major
characteristics favoring PV over other renewable resources is
the possibility to be employed in low power plants, easily
integrated in the environment and directly connected to the
low voltage distribution line. Many types of single-phase PV
inverters were developed, both in industry and in academia
[1]–[5]. Transformerless inverters are those that can achieve
the highest efficiency levels, but their use in grid-connected
systems is not straightforward.
In fact, due to the absence of galvanic isolation, undesired
phenomena, such as ground leakage currents, can arise in
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transformerless plants [6]. Different architectures of inverters
that address this issue were presented in literature; therefore
transformerless inverters can be subdivided in two major
families: full-bridge based and half-bridged based topologies
[7]. The latter have the disadvantage of needing twice the
value of the DC source voltage respect to the full-bridge based
family, but, on the other hand, may achieve better performance
in terms of ground leakage current rejection. The Neutral Point
Clamped (NPC) converter architecture belongs to the family
of half-bridge/based converters¡ it was first proposed in [8] for
three-phase systems, but has been largely studied also for PV
single-phase transformerless applications.
The structure of a single-phase NPC converter is shown in
Fig. 1(a)). It relies on 4 switches and 2 diodes, synthesizing a
three-level output voltage waveform. In [9] the diodes were
replaced by power switches, realizing the so-called Active
Neutral Point Clamped converter, ANPC (Fig. 1(b)). Three-
level ANPC claims better loss distribution and equal stress
across the devices in comparison to conventional three-level
NPC. Several PWM patterns and architectural variations were
proposed for ANPC converters. In [10] an auxiliary circuit
was added to the NPC structure to achieve soft switching
commutation. A modulation technique was proposed in [11]
for doubling the apparent switching frequency of the output
voltage. A feedback controlled loss balancing system has been
proposed for ANPC converters in [12]. In this case an online
estimation of the devices’ junction temperature was used to
select the appropriate switching technique for reducing the
switching stress of the hottest devices.
Moreover, in [13] the authors introduced the concept of the
stacked neutral point clamped (SNPC) converter, in which an
additional branch, constituted by two anti-series devices, is
inserted between the converter output and the mid-point of
the DC source (Fig. 2(a)). The concept was enhanced in [14],
enabling a better loss distribution by substituting diodes with
power switches (active SNPC, ASNPC) (Fig. 2(b)). In [15]
a high-efficiency three-level SNPC architecture, using hybrid
CoolMos and IGBT power modules, was proposed and applied
to nonisolated grid-tied PV converters.
All the solutions above were limited to the use of silicon de-
vices, and were optimized for IGBTs as well as for MOSFETs.
In the latter case the modulations were optimized to avoid the
conduction of the antiparallel MOSFET body diodes, therefore
the active rectification capabilities of the MOSFETs was not
yet exploited.
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This paper proposes an improved modulation to exploit the
emerging silicon carbide devices. In order to take advantage of
the low conduction losses and resistive on-state characteristic
of the MOSFETs, the parallel conduction of the MOSFETs
will be used during the freewheeling phases of the output
current. This can be achieved employing silicon carbide (SiC)
instead of silicon devices. SiC MOFETS have negligible
antiparallel diode reverse recovery time, therefore the diodes
can effectively carry the current during the dead time intervals.
A version of this paper was presented at the ECCE 2014
conference [16]. The paper has been extended and improved,
and an extensive power loss analysis has been added.
II. STATE OF THE ART AND PROPOSED HIGH-EFFICIENCY
PWM STRATEGY
The original NPC converter structure is reported in Fig.
1(a). The DC link is composed of two series capacitors that
share equal voltage, with VDC = VC1 + VC2. The neutral
wire of the grid is connected to the mid-point of the DC
voltage source, whereas the phase wire is connected to the filter
inductor. It presents only three commutation states: P, 0 and
N in Table I. Switches S1 and S2 commutate complementary
to S1C and S2C respectively. During the positive half-wave
of vgrid, S2 is always ON whereas S1 and S1C commutate
at high frequency (switching frequency fsw). On the contrary,
when vgrid is negative, S1C is ON and S2 and S2C commutate
complementary at fsw. Therefore, when S1, S2 are ON the
load is directly connected to the DC source and vout is equal
to VDC/2 (state P). In the same way, during state N, S1, S2
are turned OFF and vout = −VDC/2. In 0 state both the
inner switches, S2 and S1C , are ON and the load current (grid
current) can pass through two different paths depending on its
sign: positive grid current passes through D1 and S2, while
the negative grid current passes through D2 and S1C .
Using this modulation technique, for each device the average
switching frequency over a vout period (fav) is equal to fsw/2,
while the apparent switching frequency of the output voltage
is fap = fsw.
The power loss distribution among the devices is highly
unbalanced and strongly dependent on the operating point and
on the PWM strategy adopted [11]. For low values of the PWM
duty cycle the most stressed devices are the inner switches
and diodes, while for high value of the duty cycle the outer
switches (S1, S2C) present the highest conduction losses.
gridv
gR
 0
DCV
N
P
pC
1CV
2CV
1S
2S
CS1
CS2
1D
2D
gridv
gR
 0
DCV
N
P
pC
1CV
2CV
1S
2S
CS 2
CS3
3S
CS1
 
Fig. 1. NPC (a) and ANPC (b) in PV grid-tied transformerless applications.
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TABLE I. SWITCHING SEQUENCES OF A NPC CONVERTER
Output Switching Switching Sequence
Voltage State S1 S1C S2 S2C
VDC/2 P 1 0 1 0
0 0 0 1 1 0
−VDC/2 N 0 1 0 1
The unequal distribution of the power losses among the
devices is the main drawback of the NPC topology, and its
effects are particularly severe in case of medium and high
power applications [17]. The ANPC converter was proposed to
overcome this issue (Fig. 1(b)). Using power switches instead
of diodes increases the number of degrees of freedom for the
control, since it is possible to obtain more than one zero state.
This redundancy can be exploited to distribute losses more
evenly among the devices, as well as to improve the efficiency
of the converter. It has to be noted that equalizing the loss
distribution among the power devices is not the main focus
of this paper. Although a better loss distribution was obtained
relative to NPC, the modulation pattern proposed in this paper
is mainly focused on loss reduction, as will be clear in the
following.
Several PWM techniques were proposed for ANPC convert-
ers in [11]. Among them, an interesting solution doubles the
apparent switching frequency of the converter output voltage
(fap = 2fsw). This modulation is taken in this paper as
a benchmark to evaluate the performance of the proposed
improved PWM pattern against. Employing the technique in
[11] the switches S2 and S2C in Fig. 1(b) commutate comple-
mentarily at fsw over the entire cycle of the sinusoidal output
voltage, whereas the control of the other devices depends
on the sign of vgrid. During the positive half-wave of the
output voltage S1 and S1C commutate complementarily, S3
is controlled synchronously with S1, and S3C is always OFF.
The gate signals of S1 and S2 are obtained comparing the same
modulation index with two different triangular carriers, phase
shifted of Tsw/2. Therefore, 4 transitions between positive
(negative) and zero states are obtained during a single switch-
ing period. When the converter output voltage is 0 two paths
are possible for the output current: through S1C and S2 (state
0+1 ), or through S2C and S3, called state 0
+
2 . The behaviour of
the system during the negative half-wave is dual. The average
device switching frequency is higher than in the previous case.
Nevertheless, since some commutations happen in zero-voltage
or zero-current conditions, fav can be effectively considered
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Fig. 3. Topology proposed in [15].
equal to fsw/2 [14].
The same modulation can be used for SNPC and ASNPC
converters (Fig. 2). In such cases, due to the presence of two
additional devices with respect to ANPC, more converter states
and configurations are possible. A solution specifically de-
signed for PV grid-tied applications was proposed in [15] (Fig.
3). Employing CoolMOSes and IGBTs, the architecture differs
from a traditional SNPC in order to avoid the conduction of
the IGBTs antiparallel body diode. Only IGBTs without body
diode are used, thus 4 external diodes are added with respect to
Fig. 2(a), for guaranteeing the load current free-wheeling paths.
Moreover, CoolMOSes are employed for the outer devices, S1
and S3C in Fig. 3, in order to achieve higher efficiency at low
output power.
During the zero state the output current is divided into two
parallel paths, each with a diode and an IGBT in series, thus
reducing the conduction losses. The same basic concept is
adopted in this paper, but the reduction of power losses is fur-
ther improved by means of converter structure simplifications
and the use of SiC MOSFETs.
The use of MOSFETs is particularly appealing for PV
applications, since the converter efficiency is evaluated not
only at the nominal converter power, but over a wide range
of different load conditions. In fact, the production of energy
from renewable sources is expected to be highly variable and
weighted efficiency indexes, such as CEC Efficiency and EU
Efficiency, that evaluate the performance of the converter at
different percentage of its nominal power, are preferred. In
this context, the use of MOSFETs instead of IGBTs allows to
achieve high efficiency even at low output power levels, thus
improving the overall converter performance. Nevertheless,
due to the poor performances of MOSFET body diodes, the
solutions proposed in literature adopt techniques to avoid the
conduction of MOSFET body diodes, adding devices and com-
plexity to the converter structure [18], [19]. The conduction of
the body diode has proven to be not only a source of losses, but
also a serious reliability issue [20]. The use of SiC MOSFETs
can overcome this issue. The reverse recovery performance
of SiC MOSFET body diodes is much better if compared
with their Si counterparts. The modulation proposed in this
paper relies on a full-SiC MOSFET ANPC structure to achieve
high converter efficiency and higher European efficiency with
respect to the solutions proposed so far for ANPC converters.
The proposed ANPC full-SiC MOSFET converter is pre-
sented in Fig. 4 along with the driving signals of the power
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Fig. 4. ANPC Topology (a) and PWM strategy (b).
devices.
Depending on the driving signals, the possible operating
states of the converter are four and are depicted in Fig. 5.
During the positive half-wave of the desired output voltage,
when S1 and S3 are ON, the converter feeds positive voltage
to the output (active-state), state P in Fig. 5. The current
flows through two devices in series. S4 is ON, but it is not
conducting current. When S1 switches off, S5 and S2 switch
on simultaneously, thus the current is divided in two paths in
parallel: S2-S3, and S4-S5 (state 0
+ in Fig. 5). The voltage at
the output of the converter is zero (zero-state). Similarly, when
the converter feeds negative voltage, S5 and S6 are ON (state
N ). Since S2 is also ON, the vds voltages for S1 and S3 are
equal to VDC/2. When S6 is switched off the whole H-bridge
composed by S2-S3-S4-S5 acts as a conduction path (state
0−). As MOSFETs exhibit good current sharing capability,
this method can ensure low conduction losses.
The fact that three devices are commutated during a switch-
ing period does not imply an increase of switching losses. As
a matter of fact two devices are kept ON during the whole
grid voltage half-period (e.g. S3 and S4 during the positive
half-wave of the output voltage), while the other two (S2 and
S5 under the same hypothesis) are gated under zero voltage
switching (ZVS) conditions. Therefore this PWM strategy
theoretically implies very low switching losses (fav = fsw/2)
and low conduction losses as well. As in all NPC derived
structures, the drawback resides in the fact that the DC link
voltage must be greater than twice the grid voltage peak. As
a consequence, comparatively high switching frequencies or
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TABLE II. SUMMARY OF THE CONVERTER’S CHARACTERISTICS
Converter topology fav fap number of devices
NPC fsw/2 fsw 4 IGBTs + 2 Diodes
ANPC in [11] fsw/2 2fsw 6 IGBTs
SNPC in [15] fsw/2 fsw 2 CoolMOSs + 4 IGBTs
+ 6 Diodes
Full-SiC MOSFET converter fsw/2 fsw 6 MOSFETs
with proposed modulation
bulky output filter inductors must be employed to limit the
output current ripple with respect to a full-bridge based PV
inverter. Again, the use of SiC MOSFETs for this architecture
allows to operate at high switching frequencies while keeping
a fairly small inductive filter.
Moreover, it is important to note that the maximum voltage
across the devices during converter operation is VDC/2; there-
fore 650V SiC MOSFETs can be used, since a minimum of
700V for the DC-link voltage is required for injecting current
into the grid.
The characteristics of the Full-SiC-MOSFET converter with
the proposed modulation technique are resumed in TABLE II,
along with characteristics of the converters taken as bench-
marks for this work.
III. THEORETICAL POWER LOSS ANALYSIS
Since the efficiency of PV transformerless inverters is nor-
mally assessed using weighted efficiency measures such as
CEC Efficiency and EU Efficiency, it is critical to evaluate
power semiconductor device losses at different load conditions
rather than at nominal load condition.
The device power losses can be divided in conduction and
switching losses. The voltage drop across the device during a
conduction stage can be expressed as in (1) [4]:
vcon =


MOS : vds = i(t)Rds
IGBT : vce = Vt + i(t)Rce
Diode : vak = Vf + i(t)Rak
(1)
where vds is the MOSFET drain-source voltage drop, Rds
is the MOSFET drain-source on resistance, vce is the IGBT
collector-emitter voltage drop, Vt is the IGBT equivalent
voltage drop under zero current condition, Rce is the IGBT on
resistance, vak is the diode anode-cathode voltage drop, Vf is
the diode equivalent voltage drop under zero current condition,
Rak is the diode on resistance, and i(t) is the current through
the device.
Considering only the positive half-wave of the output volt-
age active-state, the power losses over a single device are given
by (2), where i(t) = Imsin(ωt + θ), with Im as the peak of
the inverter output current, ω its angular frequency and θ the
phase displacement between grid current and voltage. Dactive
is the duty ratio for the active stage. For a grid-connected
inverter the duty ratio for active state and zero-state can be
expressed as (3), where M has a value comprised between 0
and 1. Combining (2) with (3) and (1), the conduction losses
for a single device during the active state can be expressed as
(4) for MOSFETs and IGBTs.
Conversely, the conduction power loss for a single device
during zero-state is given in (5), where izero(t) is used to
indicate the current flowing through the device. izero(t) is
used for generality since, according to the adopted modulation
strategy, izero(t) can be equal to i(t) or i(t)/2. Finally, in (6)
the zero-state conduction losses are given for MOSFET, IGBT
and diode cases, with Im zero as the peak of izero(t) (Im or
Im/2 depending on the modulation strategy).
Pcon act =
1
2pi
∫ pi
0
vconi(t)Dactive(t)d(ωt) (2)
Dactive(t) = Msin(ωt)
Dzero(t) = 1−Msin(ωt)
(3)
Pcon act =


MOS :
I2mRdsM
2pi (1 +
1
3cos(2θ))
IGBT : ImV t
M
4 cos(θ)
+
I2mRceM
2pi (1 +
1
3cos(2θ))
(4)
Pcon zero =
1
2pi
∫ pi
0
vconizero(t)Dzero(t)dωt (5)
Pcon zero =


MOS : I2m zeroRds(
1
4 −
M(1+ 1
3
cos(2θ))
2pi )
IGBT : Im zeroVt(
1
pi −
M
4 cos(θ))
+RceI
2
m zero·
( 14 −
M(1+ 1
3
cos(2θ))
2pi )
Diode : Im zeroVf (
1
pi −
M
4 cos(θ))
+RakI
2
m zero·
( 14 −
M(1+ 1
3
cos(2θ))
2pi )
(6)
For the switching losses, data sheets usually report the
turn-on/turn-off energy losses of the devices, measured un-
der precise test conditions at different junction temperatures
and for given values of the switching voltage and current
(Vtest, Itest). In particular, for MOSFET devices, the main
loss source for switching transitions is the capacitive turn-
on energy loss (Eoss) resulting from the discharge of the
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Fig. 6. Simplified diode switching waveforms during turn-off. Voltage (solid
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junction capacitor Coss of MOSFETs, which is dependent on
the switched drain-source voltage across the device before the
switch-on transition. Moreover, it is important to note that, in
the case of the converters under exam, the switching voltage to
consider for the calculations is VDC/2, since the commutations
happen with half the DC-link voltage. Therefore, the switching
losses for a single device (MOSFET or IGBT) during a period
of vgrid can be expressed as in (7), considering Eon and Eoff
from the data sheets, and normalizing them to the switching
conditions considered for the measurements.
Additional switching losses in the outer devices of the
ANPC/NPC structure are caused by the reverse recovery
current of the inner diodes. The extra turn-on energy loss can
be expressed as in (8), where ta, tb and Irr are defined in Fig.
6, and IL is the switched load current. Considering a sinusoidal
current, the extra power losses for one outer device over a grid
period are given in (9).
Conversely, the switch-off losses for the diode can be
expressed as in (10), whereas the turn-on losses are neglected.
PON = (
Im
pi
VDC
2 )fsw
Eon
VtestItest
POFF = (
Im
pi
VDC
2 )fsw
Eoff
VtestItest
(7)
Eextra ON =
VDC
2
(IL +
Irr
2
)ta +
VDC
2
Irr
3
tb (8)
Pextra ON =
1
2pi
∫ pi
0
Eextra ONfswdωt
= VDC4 fsw((
2Im
pi +
Irr
2 )ta +
Irr
3 tb)
(9)
PDiode OFF =
1
2pi
∫ pi
0
1
6 tbIRR
VDC
2 fswdωt
= 112 tbIRRM
VDC
2 fsw
(10)
A. Power Losses in NPC converters
During the active states two IGBTs in series conduct the
current, whereas the current passes through one diode and
one IGBT during zero states (Im zero=Im in (6)). The outer
switches S1, S2C commutate in hard switching conditions.
Moreover, when they turn on, additional losses, due to the
reverse recovery currents of D1 and D2 respectively, are
present. The turn-off losses during a passage from zero to an
active state have to be considered, but the turn-on losses at the
beginning of a zero state can be neglected, as well as the low
frequency switching losses of the inner IGBTs. All the above
considerations yield the total power loss over a grid voltage
period, as given in (11).
Pcon act = 2(2Pcon act(IGBT ))
Pcon zero = 2(Pcon zero(Diode) + Pcon zero(IGBT ))
Psw = 2(PON + POFF
+PDiode OFF + Pextra ON )
(11)
B. Power Losses in ANPC
With the modulation strategy proposed in [11], during a
switching period, 2 active states and 2 zero states are present.
Considering the positive half-wave of the desired output volt-
age, the succession of states 0+1 , P , 0
+
2 , P is repeated at the
switching frequency. The zero-states differ because the path
for the output current is different, but in both cases one IGBT
and one IGBT antiparallel diode in series carry the current.
During state P two IGBTs in series are ON, therefore the
total conduction losses are equal to the previous case of NPC
converter.
Analyzing the switching losses, it can be noted that during
a transition from 0+1 to P , the reverse recovery losses of the
antiparallel diode of S1C are added to the switch-on losses of
S1 (Fig. 1b), whereas S3 turns on under zero current switching
(ZCS) conditions. When the transition from P to 0+2 happens,
S2 commutates in hard switching, while S2C in ZVS as its
antiparallel diode turns on before the device is gated. In the
subsequent passage from 0+2 to P , the reverse recovery of the
antiparallel diode of S2C must be considered in the calculation
of the switch-on losses of S2. Finally, in the commutation
between P and 0+1 , only the switch-off losses of S1 are taken
into account since the turn-on of the S1C antiparallel diode is
considered ideal.
Therefore, it is possible to state that the total switching
losses are doubled with respect to the case of NPC converter.
Nevertheless, the apparent switching frequency of the output
voltage is twice the previous case, and the losses are evenly
distributed among all devices. The ANPC power losses are
summarized in (12).
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Pcon act = 2(2Pcon act(IGBT ))
Pcon zero = 2(Pcon zero(Diode) + Pcon zero(IGBT ))
Psw = 2× 2(PON + POFF
+PDiode OFF + Pextra ON )
(12)
C. Power Losses in SNPC converters
For the converter proposed in [15], during active states two
devices, a CoolMOS and an IGBT, are ON. During the zero
state the current flows in two parallel paths, each containing a
diode and an IGBT; therefore in (5), izero(t) is equal to i(t)/2
and Im zero = Im/2.
For the switching losses, particular attention must be paid
to the reverse recovery behaviour of the diodes. In this case,
during a transition from zero to active states, two diodes switch
off instead of only one as in the previous cases. Nevertheless,
it has to be considered that the reverse recovery current
amplitude (Irr) depends on the amplitude of the current that
is passing through the device before the switching transition;
since each device conducts half of the total load current,
it is possible to approximate the switching losses related to
the diodes’ commutations as equal to the previous cases.
Furthermore, considering the presence of a CoolMOS as outer
device, the total losses are given in (13)
Pcon act = 2(Pcon act(IGBT ) + Pcon act(MOS))
Pcon zero = 2× 2(Pcon zero(Diode) + Pcon zero(IGBT ))
Psw = 2(PON + POFF
+PDiode OFF + Pextra ON )
(13)
D. Power Losses with the Proposed Modulation
During the active states two devices are on, as before.
During the zero-state the devices S2, S3, S4, S5 are ON,
the current is equally divided in two parallel paths: through
the series S2-S3, and the series S4-S5 (Im zero = Im/2).
Therefore, it is possible to account the conduction power losses
as the current would flow through a single device with on-state
resistance equal to Rds. Furthermore, as a dead time is inserted
in the commutation signals, there is a short interval in which
the current is flowing through the MOSFET antiparallel diode,
causing additional losses. Considering a dead time tdt of 250
ns the additional losses for a half period of the grid voltage
are expressed in (14).
Pcon dt = (Im zeroVf (
1
pi −
M
4 )
+I2m zeroRak(
1
4 −
2M
3pi ))tdtfsw
(14)
For the switching losses, considerations are similar to the
SNPC converter. The main difference in this case resides in the
use of SiC devices, that have a less marked reverse recovery
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Fig. 7. Block scheme of the current control.
behavior with respect to traditional Si devices; therefore the
total switching losses are expected to be very low.
The total losses are resumed in (15).
Pcon act = 2(2Pcon act(MOS))
Pcon zero = 2× 2(2Pcon zero(MOS) + Pcon dt)
Psw = 2(PON + POFF
+PDiode OFF + Pextra ON )
(15)
IV. SIMULATION RESULTS AND POWER LOSS
CALCULATIONS
The proposed modulation was simulated in the MAT-
LAB/Simulink environment with the PLECS toolbox. The
simulation circuit reflects the schematic of Fig. 4(a), with
Lf = 1 mH, the equivalent capacitance of one half of the
DC link C = 2 mF, and considering 800 V for the total DC
link voltage.
The control of the converter is shown in Fig. 7, where a
simple Proportional-Integral (PI) regulator is used to control
the injected grid current. The grid voltage is added after the
regulator as a feed-forward term. The balancing of the DC link
capacitor is realized with a PI regulator that control the DC
component of the grid current. If the injected grid current has
no DC component and the capacitor voltages are balanced, the
power drawn from each capacitor is equal. This also ensures
that no DC current is injected into the grid. This aspect is of
paramount importance, because the DC current injection from
grid-connected converters must respect strict limits imposed
by international regulations.
Fig. 8 shows the grid voltage and current when 3 kW
of active power is delivered to the grid, with a switching
frequency fsw = 40 kHz.
In Fig. 8 the output voltage does not have flat tops because
the capacitor voltages are changing within the grid voltage
period. As a matter of fact, in unity power factor condition,
the output is connected to the upper half of the DC link during
the positive half-wave of the grid voltage, and to the lower half
otherwise. This causes a voltage change over the 10 ms of the
half wave, which is visible in the simulations.
The total losses of a full-SiC-MOSFET converter, that
features the proposed modulation strategy, were calculated
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Fig. 8. Simulation results.
TABLE III. DEVICE PARAMETERS AT 25 °C
Device Rds/ Vt Vf Rak Irr ta tb
Rce
mΩ V V mΩ A ns ns
IGBT 15 1.7 0.75 75 3 29.4 20.6
STGW35HF60WDB
SiC MOSFET 120 - 1.4 290 3 17 16
SCT2120AF
CoolMos 45 - - - - - -
IPW60R045CP
Diode - - 0.8 80 2.4 14 14
FFP30S60S
according to the formulae in Section III, for different values
of delivered output power. The power losses were evaluated
considering the parameters of TABLE III and compared with
those of NPC, ANPC and SNPC converters.
Moreover, in order to highlight the advantages of employing
MOSFETs instead of IGBTs, the power losses using the
proposed modulation with an ANPC converter adopting IGBTs
as the main switches, were calculated as well.
CoolMOS IPW60R045CP and soft switching diodes
FFP30S60S were considered for the SNPC topology, as indi-
cated in [15]. The adopted IGBTs are STGW35HF60WDB by
STMicroelectronics, and the performance of their antiparallel
body diode was also used for the single diodes of the NPC
structure. The SiC MOSFETs were 650 V SCT2120AF by
ROHM Semiconductor.
In Fig. 9 the power losses calculated for the converters under
exam are displayed at different percentages of the nominal
converter power of 3 kW. In particular, it can be observed
that the full-SiC MOSFET ANPC converter with the proposed
modulation strategy exhibits the highest efficiency at 10, 30,
50 percent of the nominal power, due to the better performance
of MOSFETs at light load. At full power the SNPC, thanks
to the very low on-state resistance of CoolMOSes, has almost
the same efficiency as the proposed solution. Nevertheless, the
performance of the proposed modulation remains higher than
those of the other converters, but the benefits in employing
MOSFETs instead of IGBTs are lower, because at 3 kW the
performances of the chosen IGBTs are similar to those of the
SCT2120AF SiC MOSFETs.
Moreover the zero-state conduction losses, thanks to the
proposed modulation technique that enables the parallel op-
Fig. 9. Theoretical power losses of NPC, ANPC, SNPC and the proposed
modulation with IGBT or SiC devices at 10%(a), 30%(b), 50%(c) and 100%(d)
of the 3 kW nominal power.
TABLE IV. EUROPEAN AND CEC EFFICIENCY
Converter topology European Efficiency CEC Efficiency
NPC 98.3% 98.2%
ANPC in [11] 98.3% 98.2%
SNPC in [15] 98.7% 98.7%
Prop. Modulation with IGBT 98.3% 98.3%
Prop. Modulation with SiC 99.1% 99%
eration of the MOSFETs, are the less significant in any case.
Further benefits to the efficiency can be expected when the
converter operates under non-unity power factor conditions.
The switching losses are very low as can be expected with
SiC devices, thus it can be stated that the total efficiency of
the converter will not be highly dependent on the switching
frequency in the range of considered switching frequencies
(10-40 kHz).
The ratio between the conduction active-state and zero-state
losses depends on the ratio between the DC link voltage and
the grid, since, for a given value of desired output current, the
duration of the freewheeling state (zero-state) is larger when
the DC source voltage is higher.
The calculated European efficiency and CEC efficiency for
the converters under exam are reported in TABLE IV.As can
be seen, the full-SiC MOSFET ANPC with the proposed
modulation exhibits the highest efficiencies thanks to the better
performance at low power.
A. Discussion on the power losses of the different topologies
As can be seen from Fig. 9, the NPC and ANPC have the
same losses, if the comparison is done with the same output
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Fig. 10. Theoretical power losses of NPC, ANPC, SNPC and the proposed
modulation with IGBT or SiC devices at 10%(a), 30%(b), 50%(c) and 100%(d)
of the rated full current and power factor = 0.8.
THD. The benefits of the proposed PWM when Si devices
are used are not evident, due to the threshold behavior of the
bipolar devices, that show a constant component of the on-state
voltage drop even at low current levels. The SNPC benefits
from the adoption of the CoolMOSes, with a more complex
architecture. However, if the operation is constrained to unity
power factor, the adoption of CoolMOSes for high and low
side devices is feasible even for the standard NPC.
What is important to highlight is that the adoption of SiC
MOSFETs and the proposed PWM allows to greatly reduce
the conduction losses during the zero state, even considering
devices with a smaller package (TO220 against TO247).
B. Benefits of the modified PWM with non-unity power factor
operation
References (2) and (6) show a dependency of the active and
zero states conduction power losses to the phase displacement
θ between grid current and voltage. In particular, regardless
of the considered converter topology, as the power factor
decreases the zero state conduction losses increase whereas
those in active states decrease. This because there are more
zero states facing a higher value of grid current relative to the
case of unity power factor. Since grid connected converters
have been recently requested to inject into the grid also a
certain amount of reactive power, the converter efficiency in
case of non-unity power factor must be taken into account to
correctly evaluate the converter performance.
Fig. 10 reports the calculated losses for the converters under
examination in case of PF = 0.8 and the same current


	



	







 	 	 	 	
	
	
	
	
	
	
	
	
	
	
	



	



	







 	
 	 	 	
	
	
	
	
	

	
	
	
	
	




	



	







 	 	 	 	
	
	
	
	
	
	
	
	
	
	
	



	



	







 
	 	 	 	

	
	
	
	
	

	
	
	
	
	

	

 
 
Fig. 11. Comparison between ANPC with SiC and ANPC with SiC and
proposed modulation at 10%(a), 30%(b), 50%(c) and 100%(d) of the rated
full current and different power factors.
amplitude considered for the data in Fig. 9. As can be seen,
the ANPC coverter with SiC MOSFET and the proposed
modulation is the one that performs better. In this case the
impact of the proposed modulation on the converter efficiency
is more evident as the conduction losses during zero states
counts more relative to the total losses. SNPC maintains the
lowest active conduction losses but, in comparison to the full
SiC ANPC with the proposed modulation, pays more losses
during zero states, resulting in a lower efficiency.
For the sake of completeness, in Fig. 11 an evaluation of the
loss reduction achievable with the proposed modulation against
the other ANPC solutions is performed. As can be seen, the
losses during the zero state are exactly half, and the advantage
is more evident considering non-unity power factors.
V. EXPERIMENTAL RESULTS
The experiments were performed with a prototype converter
based on the Freescale MC56F8323 MCU. The converter
generates the power supplies needed for the logic and the gate
driver circuits from the DC link. The DC source used was
a DC Power supply that provides 700 V with up to 2 kW
of continuous power. The converter output was connected to
the secondary of an isolation transformer with 230 V rms and
50 Hz at the point of connection. Fig. 12 shows the output
current and voltage in case of unity power factor (PF) and
2 kW of delivered output power for two different values of
the switching frequency. Differently from the simulations, the
grid voltage shows a marked third harmonic distortion. This
behavior is quite common in the low-voltage grids, because
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of the widespread adoption of diode-bridge rectifiers as input
stages. This third harmonic distortion causes also a small low-
frequency distortion in the grid current, that could have been
compensated with a more complex architecture of the current
controller. However, the optimization of the current controller
under distorted grid voltage is outside the scope of the paper.
The efficiency measurements were done with a N4L
PPA5530 power analyzer, measuring the DC input power
and the output power after the filter inductor, excluding the
transformer losses.
The performance of the converter was evaluated both with
the ROHM Semiconductor SCT2120AF SiC MOSFETs and
the STMicroelectronics STGW35HF60WDB silicon IGBTs,
for switching frequencies of 10, 20 and 40 kHz and different
temperatures of the heat sink (25, 50, 75, 100 degrees Celsius
for the SiC MOSFETs, up to 75 C for the IGBTs to avoid
exceeding the maximum rated junction temperature).
In this work, the authors decided to perform the comparison
considering the same heatsink temperature, while a fairer
comparison would have been achieved considering the same
junction temperature. However, the junction temperature is not
directly measurable in an easy way, for this reason the heat
sink temperature was controlled. This choice has consequences
that need a supporting discussion.
As a premise, since different devices carry a different current
during the grid voltage period, it is safe to assume that the
junction temperatures will have some differences even inside
the same test case (Si or SiC), making a test under the same
junction temperature not feasible. The STGW35HF60WDB
device presents a thermal resistance junction-case of 0.63 C/W
for the IGBT and 1.5 C/W for the diode, while the SCT2120AF
has 0.7 C/W. Considering that the results were obtained under
unity power factor, the diode conduction happens only during
the zero state. The zero state is applied for a longer time when
the grid current is low, so it can be concluded that the diode
losses constitute a small part of the total losses.
As an approximation, it is safe to say that the Si and SiC
devices have similar thermal impedance, also considering that
a very important thermal resistance contribution is given by the
thermal pad between the case and the heatsink. Under these
assumptions, Si and SiC devices will have similar junction
temperature when the losses are similar. Since an on-line con-
trol of the junction temperature or of the losses is not feasible,
if the trials are done under the same heat-sink temperature,
the SiC and Si devices will have similar expected junction
temperatures at 1.5 kW, while the SiC will benefit from the
lower losses in the low power range.
A flyback converter directly connected to the DC link is used
to generate the auxiliary power supplies, and these losses are
included in the input power. The magnitude of these additional
losses was measured to be 12.5 W when the converter is
operating at 10 kHz. Considering that the auxiliary power
supply losses and the output filter are kept the same for
both IGBT and SiC converters, this has an impact on the
maximum efficiency. For this reason, the measures must be
read comparing the gain that can be achieved by employing
SiC devices.
Differently from the theoretical analysis of Fig. 9, the
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Fig. 12. Grid voltage and current in case of 2 kW of delivered output power
with fsw equal to 10 and 40 kHz.
Fig. 13. Total efficiency of the ANPC converter with SiC MOSFETs as a
function of switching frequency and operating temperature.
losses on the converter output filter and auxiliary supply were
included in the experimental measurements. Furthermore, the
maximum converter output power was limited to 2 kW due to
the DC power supply.
Fig. 13 reports the measured efficiency curves for the ANPC
converter with SiC MOSFETs, while Fig. 14 refers to the
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function of switching frequency and operating temperature.
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Fig. 15. Comparison between simulated and experimental efficiency of the
ANCP converter with SiC MOSFETs.
use of silicon IGBTs. The advantage of the SiC MOSFETs is
evident, especially at fractional power and at high temperature.
The SiC MOSFETs maintain better performances than the
IGBTs even though they come in a TO-220 package, smaller
than the TO-247 of the IGBTs. Using SiC MOSFETs, the
switching frequency can be doubled achieving roughly the
same efficiency as with silicon IGBTs. This result is in good
agreement with similar measurements presented in literature
[21].
Finally, Fig. 15 reports a comparison between the simulated
total efficiency of the full SiC ANPC converter, taking into
account also the simulated losses in the filter inductors (copper
and iron losses) and the logic losses, and the total efficiency
measured throughout the experimental results. As can be seen,
the simulated efficiency is slightly higher than the measured
one. This can be due to the mismatch between the junction and
heatsink temperatures and to other unmodeled loss sources,
i.e., the capacitors ESR.
VI. CONCLUSION
In this paper an improved modulation for an active NPC
inverter equipped with 650 V SiC MOSFETs was proposed.
The proposed modulation reduces conduction power losses
thanks to the parallel operation of the MOSFETs during the
free-wheeling intervals. A theoretical analysis of the power
losses for different percentages of the nominal output power of
the converter was presented in order to evaluate the European
efficiency. Moreover, a performance comparison with NPC,
ANPC, SNPC inverters was included. For evaluating the actual
advantages of using SiC MOSFETs, a comparison with the per-
formance obtained by the same modulation driving an ANPC
converter with IGBTs was provided as well. The proposed
modulation was proven to yield the greatest benefits if adopted
to drive MOSFETs. Furthermore, the SiC MOSFETs maintain
better performance at higher frequencies and temperatures,
even though they come in a TO-220 package smaller than
the TO-247 of the IGBTs. Better performances are obtained
with smaller devices, increasing the power density of the
converter. Considering also that the size of the output filter
can be reduced by increasing the switching frequency thanks
to the low switching losses of SiC devices, the advantages of
employing the proposed modulation with a full SiC MOSFET
ANPC converter are evident.
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